DOI | Resolve DOI: https://doi.org/10.1117/12.2309986 |
---|
Author | Search for: Del Rizzo, David A.1; Search for: Garstin, Mark A. B.1 |
---|
Editor | Search for: Guzman, Juan C.; Search for: Ibsen, Jorge |
---|
Affiliation | - National Research Council of Canada. Herzberg Astronomy and Astrophysics
|
---|
Format | Text, Article |
---|
Conference | Software and Cyberinfrastructure for Astronomy V, June 10-15, 2018, Austin, TX, USA |
---|
Subject | SKA; CSP; Stratix; FPGA; HPS; kernel; TANGO; correlator |
---|
Abstract | We present design considerations and a prototyping progress report for a low-level monitor and control communication system designed to operate on the Stratix-10 System on a Chip (SoC) Field Programmable Gate Array (FPGA) equipped with a Hard Processor System (HPS). The goal of this activity is to allow remote clients to use high level communication protocols (ie. TANGO) to access IP blocks within a Stratix-10 FPGA chip by taking advantage of very low latency communication between HPS and the FPGA fabric, eliminating the need to implement Ethernet protocols within the FPGA logic. |
---|
Publication date | 2018-07-06 |
---|
Publisher | SPIE |
---|
In | |
---|
Series | |
---|
Language | English |
---|
Peer reviewed | Yes |
---|
Export citation | Export as RIS |
---|
Report a correction | Report a correction (opens in a new tab) |
---|
Record identifier | d1455316-ce14-401b-94fe-405958d1b889 |
---|
Record created | 2019-04-25 |
---|
Record modified | 2020-03-16 |
---|